

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	14247237	@ad<"19960822"	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:04
L2	682647	software	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L3	511793	hardware	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L4	295	DLAT	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L5	308317	L2 and L3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L6	5297	TLB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L7	60	L5 and L4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L8	1505593	target address	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L9	15	L7 and L6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05

EAST Search History

L10	798147	host instruction	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L11	15	L9 and L8	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L12	12	L11 and L10	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L13	50	((translation adj lookaside adj buffer) or TLB) same (consisten\$4 or coheren\$4) same (software or hardware) same instruction\$2)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L14	0	L12 and L13	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L15	2593612	memory protection	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L16	18431	prevent\$4 near3 writ\$4	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:05
L17	12807	15 and 16	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:06
L18	0	12 and 17	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:06
L19	20	(cmelik near robert).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:06

EAST Search History

L20	37	(kelly near edmund).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:06
L21	20	(cmelik near robert).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:07
L22	0	11 and 17	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:08
L23	308317	2 and 3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:08
L24	3154	23 and 17	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:08
L25	337219	8 and 10	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:09
L26	2108	24 and 25	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:09
L27	607	1 and 26	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:09
L28	30597	"711"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:10
L29	171	27 and 28	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:10

EAST Search History

L30	5298	6 or 13	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:10
L31	10	29 and 30	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2006/09/01 16:10



USPTO

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)
 The ACM Digital Library The Guide

 +TLB, +host, +write +prevention, +translation, +memory +pr


THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used

[TLB](#) [host](#) [write](#) [prevention](#) [translation](#) [memory](#) [protection](#)

Found 53 of 185,030

Sort results by

 relevance
 Save results to a Binder

[Try an Advanced Search](#)

Display results

 expanded form
 Search Tips

[Try this search in The ACM Guide](#)
 Open results in a new window

Results 1 - 20 of 53

Result page: 1 [2](#) [3](#) [next](#)

Relevance scale

[1 Trace-driven memory simulation: a survey](#)

Richard A. Uhlig, Trevor N. Mudge

June 1997 **ACM Computing Surveys (CSUR)**, Volume 29 Issue 2

Publisher: ACM Press

 Full text available: [pdf\(636.11 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

As the gap between processor and memory speeds continues to widen, methods for evaluating memory system designs before they are implemented in hardware are becoming increasingly important. One such method, trace-driven memory simulation, has been the subject of intense interest among researchers and has, as a result, enjoyed rapid development and substantial improvements during the past decade. This article surveys and analyzes these developments by establishing criteria for evaluating trac ...

Keywords: TLBs, caches, memory management, memory simulation, trace-driven simulation

[2 Architecture support for single address space operating systems](#)

Eric J. Koldinger, Jeffrey S. Chase, Susan J. Eggers

September 1992 **ACM SIGPLAN Notices , Proceedings of the fifth international conference on Architectural support for programming languages and operating systems ASPLOS-V**, Volume 27 Issue 9

Publisher: ACM Press

 Full text available: [pdf\(1.39 MB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
[3 I/O: miNI: reducing network interface memory requirements with dynamic handle lookup](#)

Reza Azimi, Angelos Bilas

June 2003 **Proceedings of the 17th annual international conference on Supercomputing**

Publisher: ACM Press

 Full text available: [pdf\(289.75 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Recent work in low-latency, high-bandwidth communication systems has resulted in building user-level Network Interface Controllers (NICs) and communication abstractions

that support direct access from the NIC to applications virtual memory to avoid both data copies and operating system intervention. Such mechanisms require the ability to directly manipulate user--level communication buffers for delivering data and achieving protection. To provide such abilities, NICs must maintain appropriate t ...

Keywords: parallel architectures, system area networks

4 Virtual machine monitors: Xen and the art of virtualization

 Paul Barham, Boris Dragovic, Keir Fraser, Steven Hand, Tim Harris, Alex Ho, Rolf Neugebauer, Ian Pratt, Andrew Warfield

October 2003 **Proceedings of the nineteenth ACM symposium on Operating systems principles**

Publisher: ACM Press

Full text available:  pdf(168.76 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Numerous systems have been designed which use virtualization to subdivide the ample resources of a modern computer. Some require specialized hardware, or cannot support commodity operating systems. Some target 100% binary compatibility at the expense of performance. Others sacrifice security or functionality for speed. Few offer resource isolation or performance guarantees; most provide only best-effort provisioning, risking denial of service. This paper presents Xen, an x86 virtual machine monit ...

Keywords: hypervisors, paravirtualization, virtual machine monitors

5 Options for dynamic address translation in COMAs

 Xiaogang Qiu, Michel Dubois

April 1998 **ACM SIGARCH Computer Architecture News , Proceedings of the 25th annual international symposium on Computer architecture ISCA '98**, Volume 26 Issue 3

Publisher: IEEE Computer Society, ACM Press

Full text available:   pdf(1.37 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
Publisher Site

In modern processors, the dynamic translation of virtual addresses to support virtual memory is done before or in parallel with the first-level cache access. As processor technology improves at a rapid pace and the working sets of new applications grow insatiably the latency and bandwidth demands on the TLB (Translation Lookaside Buffer) are getting more and more difficult to meet. The situation is worse in multiprocessor systems, which run larger applications and are plagued by the TLB consiste ...

6 Multigrain shared memory

 Donald Yeung, John Kubiatowicz, Anant Agarwal

May 2000 **ACM Transactions on Computer Systems (TOCS)**, Volume 18 Issue 2

Publisher: ACM Press

Full text available:  pdf(369.18 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#), [review](#)

Parallel workstations, each comprising tens of processors based on shared memory, promise cost-effective scalable multiprocessing. This article explores the coupling of such small- to medium-scale shared-memory multiprocessors through software over a local area network to synthesize larger shared-memory systems. We call these systems Distributed Shared-memory MultiProcessors (DSMPs). This article introduces the design of a shared-memory system that uses multiple granularities of sharing, ca ...

Keywords: distributed memory, symmetric multiprocessors, system of systems

7 Trap-driven memory simulation with Tapeworm II

 Richard Uhlig, David Nagle, Trevor Mudge, Stuart Sechrist
January 1997 **ACM Transactions on Modeling and Computer Simulation (TOMACS)**,
Volume 7 Issue 1

Publisher: ACM Press

Full text available:  pdf(630.91 KB) Additional Information: [full citation](#), [references](#), [index terms](#)

Keywords: Cache, TLB, memory system, simulation, trace-driven simulation, trap-driven simulation

8 Machine-independent virtual memory management for paged uniprocessor and multiprocessor architectures

 Richard Rashid, Avadis Tevanian, Michael Young, David Golub, Robert Baron
October 1987 **ACM SIGARCH Computer Architecture News , ACM SIGPLAN Notices , ACM SIGOPS Operating Systems Review , Proceedings of the second international conference on Architectual support for programming languages and operating systems ASPLOS-II**, Volume 15 , 22 , 21 Issue 5 , 10 , 4

Publisher: IEEE Computer Society Press, ACM Press

Full text available:  pdf(1.21 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper describes the design and implementation of virtual memory management within the CMU Mach Operating System and the experiences gained by the Mach kernel group in porting that system to a variety of architectures. As of this writing, Mach runs on more than half a dozen uniprocessors and multiprocessors including the VAX family of uniprocessors and multiprocessors, the IBM RT PC, the SUN 3, the Encore MultiMax, the Sequent Balance 21000 and several experimental computers. Although these ...

9 Fbufs: a high-bandwidth cross-domain transfer facility

 Peter Druschel, Larry L. Peterson
December 1993 **ACM SIGOPS Operating Systems Review , Proceedings of the fourteenth ACM symposium on Operating systems principles SOSP '93**, Volume 27 Issue 5

Publisher: ACM Press

Full text available:  pdf(1.35 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We have designed and implemented a new operating system facility for I/O buffer management and data transfer across protection domain boundaries on shared memory machines. This facility, called *fast buffers* (fbufs), combines virtual page remapping with shared virtual memory, and exploits locality in I/O traffic to achieve high throughput without compromising protection, security, or modularity. goal is to help deliver the high bandwidth afforded by emerging high-speed networks to user-level ...

10 SoftFLASH: analyzing the performance of clustered distributed virtual shared memory

 Andrew Erlichson, Neal Nuckolls, Greg Chesson, John Hennessy
September 1996 **ACM SIGPLAN Notices , ACM SIGOPS Operating Systems Review , Proceedings of the seventh international conference on Architectural support for programming languages and operating systems ASPLOS-VII**, Volume 31 , 30 Issue 9 , 5

Publisher: ACM Press

Full text available: [pdf\(1.29 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

One potentially attractive way to build large-scale shared-memory machines is to use small-scale to medium-scale shared-memory machines as clusters that are interconnected with an off-the-shelf network. To create a shared-memory programming environment across the clusters, it is possible to use a virtual shared-memory software layer. Because of the low latency and high bandwidth of the interconnect available within each cluster, there are clear advantages in making the clusters as large as possi ...

11 Cluster communication protocols for parallel-programming systems

 Kees Verstoep, Raoul A. F. Bhoedjang, Tim Rühl, Henri E. Bal, Rutger F. H. Hofman
August 2004 **ACM Transactions on Computer Systems (TOCS)**, Volume 22 Issue 3

Publisher: ACM Press

Full text available: [pdf\(1.29 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Clusters of workstations are a popular platform for high-performance computing. For many parallel applications, efficient use of a fast interconnection network is essential for good performance. Several modern System Area Networks include programmable network interfaces that can be tailored to perform protocol tasks that otherwise would need to be done by the host processors. Finding the right trade-off between protocol processing at the host and the network interface is difficult in general. In ...

Keywords: Clusters, parallel-programming systems, system area networks

12 Workshop on architectural support for security and anti-virus (WASSA): Towards the issues in architectural support for protection of software execution

 Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, Mrinmoy Ghosh
March 2005 **ACM SIGARCH Computer Architecture News**, Volume 33 Issue 1

Publisher: ACM Press

Full text available: [pdf\(436.30 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Recently, there is a growing interest in the research community to employ tamper-resistant processors for software protection. Many of these proposed systems rely on a specially tailored secure processor to prevent 1) illegal software duplication, 2) unauthorized software modification, and 3) unauthorized software reverse engineering. Most of these works primarily focus on the feasibility demonstration and design details rather than trying to elucidate many fundamental issues that are either "el ...

Keywords: attack, copy protection, encryption, security, tamper resistance

13 Devirtualizable virtual machines enabling general, single-node, online maintenance

 David E. Lowell, Yasushi Saito, Eileen J. Samberg
October 2004 **ACM SIGARCH Computer Architecture News , ACM SIGOPS Operating Systems Review , ACM SIGPLAN Notices , Proceedings of the 11th international conference on Architectural support for programming languages and operating systems ASPLOS-XI**, Volume 32 , 38 , 39 Issue 5 , 5 , 11

Publisher: ACM Press

Full text available: [pdf\(174.01 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Maintenance is the dominant source of downtime at high availability sites. Unfortunately, the dominant mechanism for reducing this downtime, cluster rolling upgrade, has two shortcomings that have prevented its broad acceptance. First, cluster-style maintenance

over many nodes is typically performed a few nodes at a time, making maintenance slow and often impractical. Second, cluster-style maintenance does not work on single-node systems, despite the fact that their unavailability during mainte ...

Keywords: availability, online maintenance, planned downtime, virtual machines

14 Disco: running commodity operating systems on scalable multiprocessors

 Edouard Bugnion, Scott Devine, Kinshuk Govil, Mendel Rosenblum

November 1997 **ACM Transactions on Computer Systems (TOCS)**, Volume 15 Issue 4

Publisher: ACM Press

Full text available:  pdf(400.76 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

In this article we examine the problem of extending modern operating systems to run efficiently on large-scale shared-memory multiprocessors without a large implementation effort. Our approach brings back an idea popular in the 1970s: virtual machine monitors. We use virtual machines to run multiple commodity operating systems on a scalable multiprocessor. This solution addresses many of the challenges facing the system software for these machines. We demonstrate our approach with a prototy ...

Keywords: scalable multiprocessors, virtual machines

15 Exokernel: an operating system architecture for application-level resource

 management

D. R. Engler, M. F. Kaashoek, J. O'Toole

December 1995 **ACM SIGOPS Operating Systems Review , Proceedings of the fifteenth ACM symposium on Operating systems principles SOSP '95**, Volume 29 Issue 5

Publisher: ACM Press

Full text available:  pdf(2.16 MB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

16 Extensibility safety and performance in the SPIN operating system

 B. N. Bershad, S. Savage, P. Pardyak, E. G. Sirer, M. E. Fiuczynski, D. Becker, C. Chambers, S. Eggers

December 1995 **ACM SIGOPS Operating Systems Review , Proceedings of the fifteenth ACM symposium on Operating systems principles SOSP '95**, Volume 29 Issue 5

Publisher: ACM Press

Full text available:  pdf(2.32 MB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

17 Improving the reliability of commodity operating systems

 Michael M. Swift, Brian N. Bershad, Henry M. Levy

February 2005 **ACM Transactions on Computer Systems (TOCS)**, Volume 23 Issue 1

Publisher: ACM Press

Full text available:  pdf(459.98 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Despite decades of research in extensible operating system technology, extensions such as device drivers remain a significant cause of system failures. In Windows XP, for example, drivers account for 85&percent; of recently reported failures. This article describes Nooks, a *reliability subsystem* that seeks to greatly enhance operating system (OS) reliability by isolating the OS from driver failures. The Nooks approach is practical: rather than

guaranteeing complete fault tolerance through ...

Keywords: I/O, Recovery, device drivers, protection, virtual memory

18 Integrating segmentation and paging protection for safe, efficient and transparent software extensions

Tzi-cker Chiueh, Ganesh Venkitachalam, Prashant Pradhan
 December 1999 **ACM SIGOPS Operating Systems Review , Proceedings of the seventeenth ACM symposium on Operating systems principles SOSP '99**, Volume 33 Issue 5

Publisher: ACM Press

Full text available: [pdf\(1.54 MB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The trend towards extensible software architectures and component-based software development demands safe, efficient, and easy-to-use extension mechanisms to enforce protection boundaries among software modules residing in the same address space. This paper describes the design, implementation, and evaluation of a novel intra-address space protection mechanism called *Palladium*, which exploits the segmentation and paging hardware in the Intel X86 architecture and efficiently supports safe ...

19 Computing curricula 2001

September 2001 **Journal on Educational Resources in Computing (JERIC)**

Publisher: ACM Press

Full text available: [pdf\(613.63 KB\)](#)

[html\(2.78 KB\)](#)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

20 Pioneer: verifying code integrity and enforcing untampered code execution on legacy systems

Arvind Seshadri, Mark Luk, Elaine Shi, Adrian Perrig, Leendert van Doorn, Pradeep Khosla
 October 2005 **ACM SIGOPS Operating Systems Review , Proceedings of the twentieth ACM symposium on Operating systems principles SOSP '05**, Volume 39 Issue 5

Publisher: ACM Press

Full text available: [pdf\(264.30 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

We propose a primitive, called Pioneer, as a first step towards verifiable code execution on untrusted legacy hosts. Pioneer does not require any hardware support such as secure co-processors or CPU-architecture extensions. We implement Pioneer on an Intel Pentium IV Xeon processor. Pioneer can be used as a basic building block to build security systems. We demonstrate this by building a kernel rootkit detector.

Keywords: dynamic root of trust, rootkit detection, self-check-summing code, software-based code attestation, verifiable code execution

Results 1 - 20 of 53

Result page: [1](#) [2](#) [3](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2006 ACM, Inc.
[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Ask a Question](#)

Welcome United States Patent and Trademark Office

 [Search Session History](#)[BROWSE](#)[SEARCH](#)[IEEE XPLOR GUIDE](#)

Fri, 1 Sep 2006, 4:23:37 PM EST

Edit an existing query or compose a new query in the Search Query Display.

[Search Query Display](#)**Select a search number (#) to:**

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

[Recent Search Queries](#)

- | | |
|----------------------------|--|
| <u>#1</u> | (data write prevention<IN>metadata) |
| <u>#2</u> | memory protection |
| <u>#3</u> | (DLAT or TLB or (translation lookaside buffer)<IN>metadata) |
| <u>#4</u> | (target address<IN>metadata) |
| <u>#5</u> | (host instruction<IN>metadata) |
| <u>#6</u> | (software or hardware<IN>metadata) |
| <u>#7</u> | ((data write prevention<IN>metadata)) <AND> (memory protection) |
| <u>#8</u> | ((DLAT or TLB or (translation lookaside buffer)<IN>metadata)) <AND> ((target address<IN>metadata)) |
| <u>#9</u> | ((host instruction<IN>metadata)) <AND> ((software or hardware<IN>metadata)) |
| <u>#10</u> | (((DLAT or TLB or (translation lookaside buffer)<IN>metadata)) <AND> ((target address<IN>metadata)) <AND> ((host instruction<IN>metadata)) <AND> ((software or hardware<IN>metadata))) |

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

Indexed by
 Inspec[®]